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In a recent paper, Hall considered the synthesis of a class of cir- 
cuits called double rank sequential circuits. These circuits were 
originally described by Ware in connection with the design of asyn- 
chronous counting circuits with simplified output logic. This class of 
circuits can be used for the design of fast economical asynchronous 
circuits. In addition, in the design of synchronous circuits, delay ele- 
ments, which might usually be needed to accommodate  given clock 
pulse width, can be eliminated. 
In this paper we consider various generalizations of the double 
rank circuits proposed by Ware and Hall. Although more complex 
logically, these circuits may be simpler to design than more conven- 
tional realizations and, it may be simpler to derive diagnostic test 
sequences for these cricults. 
In a recent paper, Hall [5] considered the synthesis of a class of circuits 
called double rank sequential circuits. These circuits were originally de- 
scribed by Ware [8] in connection with the design of asynchronous count- 
ingcircuits with simplified output logic. This class of circuits can be used 
for the design of fast economical asynchronous circuits. In addition, in 
the design of synchronous circuits, delay elements, which might usually 
be needed to accommodate a given clock pulse width, can be elimina- 
ted. In this paper we will attempt o generalize and extend the class of 
circuits which Hall and Ware have considered. 
The sequential functions considered in this paper are assumed to be 
describable by normal mode flow tables. These are flow tables in which 
every transition leads directly to a stable state and no output is required 
to change more than once during any transition. Fundamental mode opera- 
tion (where the inputs change only when the circuit is stable) and level 
input signals are also assumed. We further assume that the flow tables 
describing the sequential functions are reduced. 
A double rank sequential circuit may be thought of as shown in Fig. 1. 
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(This differs from Hall's formulation in that the external input signals 
x, are only input to one of the logic boxes in that formulation.) The gating 
signals g, and g2 are assumed to alternately ehange through the sequence 
0-1-0 and are assumed never to be 1 simultaneously. When g~ = 1, 
outputs of the memory devices, MEN[ 1 are used to change the state of 
the memory devices, MEM 2 and when g2 = i the reverse occurs. When 
gl -* 1 it is assumed that MEM 1 and the inputs are stable, and when 
g2 --~ 1 it is assumed that MEiVI 2 and the inputs are stable. Because of 
this, hazards in the combinational circuits can be ignored. The following 
example shows how such a circuit is designed for a simple counter as de- 
scribed by Ware, using SR flip-flops as memory elements. 
EXAMPLE. 
X 
o 1 
@ 2 
a ® 
4 
® 6 
r ® 
® 8 
1 ® 
yl y~ Ya Y~ 
0 0 0 0 
0 1 0 0 
0 1 0 1 
1 0 0 1 
1 0 1 0 
1 1 1 0 
! 1 1 1 
0 0 1 1 
11 = ~2 12 = x 
S~1 = I2~ay4 S,~ = [lyl 
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R~I = I2y~y4 Rv~ = I1~1 
S~2 = I2~ S~ = Ily2 
By 2 -~ [2y4 Rv  4 = Ii?j2 
In the above equations, S and R refer to the set and reset inputs, re- 
spectively, of the SR flip-flops, yl and y2 constitute MEM 1 and y3 and 
y4 MEM 2. Though the double rank realization given above requires four 
variables, compared to three required for a conventional realization, the 
output circuitry in the former will be simpler. The absence of critical 
races in the double rank operation makes the choice of a state assign- 
ment for simplifying the output circuitry relatively easy. In the example, 
the state variables of either ank may be used as outputs. 
The gating signals g~ and g2 are not necessary in the counter circuit if 
the inputs/1 and/2 are such that they are never 1 simultaneously. This 
can be accomplished by using the circuit of Fig. 2. 
It is possible to obtain simpler double rank counting circuits than those 
developed by Ware. An example of this is the Mayne counter [5]. A 
Ware counter equires 2S state variables, to count to M (i.e., flow table 
with 2M states), where S = [log2 M], ([x] is the smallest integer greater 
than or equM to x) but a similar Mayne counter only requires S + K 
state variables, where K -- [log2 (S -b 1)]. The necessary logic for a 
Mayne counter with five state variables which counts up to eight is 
shown below. 
0 x 
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3 ® 
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@ 
14 
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yl y2 ya y4 y~ 
0 0 0 1 1 
0 0 0 0 0 
0 0 1 0 0 
0 0 1 0 1 
0 1 0 0 1 
0 1 0 0 0 
0 1 1 0 0 
0 1 1 1 0 
1 0 0 1 0 
1 0 0 0 0 
1 0 1 0 0 
1 0 1 0 1 
1 1 0 0 1 
1 1 0 0 0 
1 1 1 0 0 
1 1 1 1 1 
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FIG. 2 
~1=~ /r2 = 2; 
S~ = Ily4¢~ S,~ = I2y2y3 
S~, = A~y5 S~o = h (~ + y~Y~ ) 
Ry 2 = I1y4 Ry~ = /~(~x~a + y29a) 
Sy 3 = Ily4y5 
R~ =/1  (g, + ys) 
In this realization, the state variables yl ,  y2 and y3 also serve as the 
outputs of the counter. The variables y4 and y5 provide information about 
the next state of variables in the first set which are to be changed. If
z flip-flops 1 are used as memory devices, t~he realization of the counter can 
be slightly simplified, because the second set of variables is required to 
provide information only as to which set of variables is to be inverted. 
Therefore, a Mayne counter with trigger flip-flops will require only 
S + log~ [S], where S is as defined earlier. 
If an asynchronous circuit is restricted so that only one input variable 
changes in any transition and if I~ consists of all input states with an odd 
number of one bits, I2 consists of all input states with an even number of 
one bits, then every input sequence alternates between members of/1 
and/2.  It is thus possible to generalize the Ware counter by dividing a 
flow table M into two subtables M1 (consisting of the/1 columns) and 
M2 (consisting of the/2 columns), and assigning state variables yli and 
y2i so that every stable state in M1 (M2) has a unique coding in y2~ (y~) 
with the exception that any two stable states of 2,~q (M2) may agree in 
y2i (yl~) if their next state entries agree in all I2 (I1) columns. With such an 
assignment, the next states and outputs for inputs in I1 and I2 can be 
determined from the inputs and y~ and y2~ respectively. Even if two 
A r flip-flop mainta ins  its past  s tate  when the input  is 0 and changes s tate  
when the input  is 1. 
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states of M1 (Ms) have the same next state for inputs in Is (11), the nor- 
mal mode assumption allows us to assign outputs to these two states o 
that they have the same values in each column as the outputs for the 
corresponding stable state in that column. 
With this assignment procedure, some state variables for certain 
states may remain unspecified. These variables are never used to deter- 
mine the next state or output. However, they may assume different 
values depending upon the state from which the last transition was made. 
In order to initialize the machine to a stable state in M~ (Ms), we merely 
set the y2~ (yl~) variables to the desired values. This implies that the next 
input to be applied to the machine should be a member of/2 (/1). 
EXAMPLE. 
XlX2 
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XlX2 
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5 ® 
2 ® 
® ® 
M1 M2 
M1 has 4 stable states. States 2 and 4 have identical next state entries in 
both I2 columns. Thus, M1 requires [log2 3] = 2 state variables, y21 and 
y~2. Similarly, M~ has 5 stable states. States 1 and 2 have identical/1 
entries as do states 3, 4, 5. Therefore, M2 only requires [log2 2] -- 1 
state variable, yn. In the assignment shown below, y~l and y22 are un- 
specified for state 5. They may have the values 00 or 10 depending upon 
whether the past state was I or 3. States 3 and 5 may have the same cod- 
Lug, but the circuit will operate correctly because they have the same 
next state entries in 3/1 : 
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yn y21 ym 
1 0 0 0 
2 0 0 1 
3 1 1 0 
4 1 0 1 
5 1 -- -- 
S~,: = /1 (~,yll) 
R~21 = I1 (xly11) 
Sy=~ = Ilxl 
R~= = I1~1 
If the single input change restriction is removed, the inputs cannot be 
divided into two sets between which all transitions occur. Double rank 
realizations are still possible, but the memory elements in each rank have 
to distinguish between all states in the flow table. Though such realiza- 
tions will, in general, require more state variables than when only a single 
input variable is allowed to change during any transition, the other ad- 
vantages of double rank circuits (viz., ease of state assignment and test 
generation) remain. One such realization using a source box [2] for cod- 
ing the inputs is shown in Fig. 3. The outputs of the source box alternate 
between one-hot codes and the all-zero "spacer". 
A modification of the Huffman Delay box [2] which may also be used 
for generating the gating signals g~ and g2 when multiple-input changes 
are allowed is shown in Fig. 4. These signals and the delayed inputs may 
then be used in a double rank realization of the type shown in Fig. 1. 
The r flip-flop changes tate if any input change is sensed. The magnitude 
of the delay D should be such that all input changes are completed within 
D. The change in gl and g2 should also propagate to the two combina- 
tional logic circuits within this period of time. (See Fig. 1 ). Though the 
steady-state operation of such a realization will be as specified by the 
flow table, output transients may be present. 
Generalization to Multiple Rank Circuits 
Double rank sequential circuits can be generalized to multiple rank 
circuits for flow tables with more than two input columns in the following 
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FIG. 3 
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i 
Fls. 4 
Xld 
~ gl 
g2 
-~x  nd 
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way. If the flow table has m columns denoted by I1, • • • , I~,  define m 
ranks by sets of state variables o that two states agree in the i-th rank 
variables, if and only if, the next state entries are identical in column I i .  
Then the state variable logic for an i-th rank variable y~. can be defined 
in the following manner 
Yi  ---- I~y~ + ~_, I~fm(y_m), where (y~) is the set of m-th rank 
~ variables. 
s,, = 
= (v "),  
m~i 
and the i-th rank stays unchanged when the input is I~. Again the inputs 
must be generated so that I~. and/~ are never seen to be one simultane- 
ously. This can be done using the one-hot source box [2] referred to earlier. 
The following example illustrates the design of a multiple rank sequential 
circuit. 
EXAMPLE. 
11 12 I3 I4 
® 
3 
3 
3 
2 
® i 6 
2 6 
® 
yl y2 Y3 y4 ya 
0 0 0 0 0 
0 1 0 0 0 
1 0 1 0 0 
1 0 0 0 1 
1 1 1 0 1 
1 1 0 1 1 
Sy I = I2f]2 -4.- 13 (Y3 "-t- y4) "4- 14y5 
S~ = Ia(y3 -t- y4) Jr- Ly5 
Sy~ -- Ilyl 
S~, = I4y5 
In order to realize double and multiple rank circuits so as to use fewer 
variables, we must study the problem of reduced ependence using flip 
flop memory elements. Harlow and Coates [4] have studied this problem 
for synchronous circuits and since double rank and multiple rank circuits 
operate in an effectively synchronous manner it is possible to make use of 
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their results. In the interest of completeness we will state their major re- 
sults. 
DEFINI~rION 1, The state partitions r and p of a sequential machine 
are in relation rtp, if and only if, 
(1) p is a two block partition, 
(2) P (r. p, p) [ (r. p, p) is a partition pair]. 
(3) If i # j (r- p) and i = 3" (r) then for all x N (C~, x) # N (C~, ~) (p) 
where C~ and C~. are blocks of r. p containing states i and j respectively 
and i = j ( r )  denotes i and j are in the same block of r and N(C~, x) is 
the set of next state entries for input x and the set of present states con- 
tained in the block C~. 
The t relation has the equivalent role in reduced dependence for se- 
quential circuits with r flip-flops as the partition pair relation [TJ for re- 
duced dependence for sequential circuits with delay elements. 
I t  therefore follows that a sequential circuit with single-input changes 
can be realized as a double rank circuit using r flip-flops, if and only if, 
(a) there exist a set of two-block partitions pl, p2, " - ' ,  p~ on the set 
of states, such that p~. p2 . . . . .  p, = 0; 
(b) the set of partitions can be broken into two groups $1 and $2, 
such that 
(where p~ is in $2) when the input is/1 and 
(where pj is in $1) when the input is I2 and all input sequences alternate 
between members of/1 and/2.  
D~FI~ITrO~ 2. The state partitions r and p of a sequential machine 
are in relation rrp, if and only if, 
(1) p is a two block partition, 
(2) P(r.p, p), 
(3) If i # j ( r .p)  and i = j ( r )  then for all x, N(Ci, x) 
= N(C~, x)(p) or N(C~, x) ~ B~(p), and N(C~, x) ~ Bj(p), where 
B~ and C~ are the blocl~s of p and ~'.p respectively containing state i. 
The r relation has a similar role in reduced ependence for sequential 
circuits with SR flip-flops as partition pairs do for delay memory realiza- 
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tions. A sequential circuit with single-input changes can be realized as a 
double rank circuit with reduced ependence, if and only if, 
(a) there exist two-block partitions m, p2, " "  , p~ on the set of 
states, such that PI"P2 " " " P~ = 0 ;  
(b) the set of partitions can be broken into two groups $1 and $2, 
such that 
for all Pi C $2, and all inputs in I1, and 
for all pi C SI, and all inputs in 12. 
DEFINITION 3. The  state partitions r and p are in relation r~p, if and only 
if, they satisfy conditions (2) and (3) of Definition 2. 
Har low and Coates [4] have shown that the ~ relation is sufficient but 
not necessary for reduced dependence for sequential circuits with SR  
flip-flops. Thus, suffÉcient conditions for the realization of a sequential 
machine as a double rank circuit with SR  flip-flops are 
(a) there exist partitions 71 and 72 such that 71.72 = 0; 
(b) 7hs~ for all inputs in 11 and ~2sTrl for all inputs in Is, and all in- 
put sequences alternate between members  of Ii and/2.  
EXAMPLE.  In the previous realization of the Mayne counter, it can be 
verified that the two-block partitions defined by the state variables 
satisfy the necessary and sufficient conditions for double rank realization 
with SR flip-flops. However, if we consider the partitions induced jointly 
by the state variables in each rank of the realization, we see that the 
partitions 
71 = (1, 2; 3, 4; 5, 6; 7, 8; 9, 10; 11, 12i 13, 14; 15, 16) 
and 
~2 = (1, 16; 2, 3, 6, 7, 10, 11, 14, 15; 4, 5, 12, 13i 8, 9) 
do not satisfy the sufficient conditions for double rank realization. There- 
fore, any assignment which distinguishes the blocks of ~i and ~2 is not 
sufficient for double rank realization of the 16 state counter. For example, 
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consider the assignment given below: 
yal y~2 ya~ ybl yb2 
1 1 0 0 0 0 
2 1 0 0 0 1 
3 0 0 1 0 1 
4 0 0 1 1 0 
5 0 1 0 1 0 
6 0 1 0 0 1 
7 0 1 1 0 1 
8 0 1 1 1 1 
9 0 0 0 1 1 
10 0 0 0 0 1 
11 1 0 1 0 1 
12 1 0 1 1 0 
13 1 1 0 1 0 
14 1 1 0 0 1 
15 1 1 1 0 1 
16 1 1 1 0 0. 
Here the setting and resetting inputs of the y,1 flip-flop are not functions 
of only the input and variables ybl and yb:, because it must be set in the 
transition from state 10 to state 11 and must be reset in the transition 
from state 2 to 3. Both these transitions are in the x = 0 column and 
yblyb2 = 01 in state 2 as well as state 10. This demonstrates that reduced 
dependence may be state assignment dependent rather than just parti- 
tion dependent for non-binary partitions. 
One great advantage of the Ware counter is that the ouptuts can be 
taken from either bank of flip-flops directly. A counting circuit can be 
realized using fewer state variables with a Gray code, but then the out- 
put logic must convert from Gray code to binary. The output logic can 
be similarly simplified by the design of multiple rank circuits for the class 
of functions defined below. 
DEFINITION. A normal mode finite state asynchronous sequential 
function is output lossless if knowledge of the input and output deter- 
mines the next state. 
Output lossless machines can be made into multiple rank circuits with 
outputs 
Z ~ I  m = mg~ (_y) 
m 
using the i-th column outputs to define (y~) as illustrated in the following 
example. 
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EXAMPLE. 
XlX2 
00 01 11 10 y~ y2 y8 y4 
1 (~),0 2 ,1  3 ,0  (~),1 0 1 0 1 Ii =Y:122 
2 1, 0 G ,  1 (~), 1 3 ,  0 0 1 1 0 Is = 21x2 
3 o ,  1 ®,o  0 ,0  1 o o o 
4 3, 1 (~), 0 2, 1 1 ,  1 1 0 1 1 I4 = xl£r~ 
Z = I1yl + I~y~ + I~y~ + I4y4. 
S~ 1 = I3y3 "+" 14y4, <--Rank 1 
R~I = 5y3 -~- 14y4. 
S~ = I3y~ + I4y4, e-Rank 2 
R~ = I~23 + L~24. 
S~, = I2, e-Rank 3 
Rv, = 11 + I~. 
S~ = /I#1 + I292, ~--Rank 4 
Rv, = Ilyl + Izy~ + Is. 
Fault Detection if, Multiple Ranlc Circuits 
One difficult problem in the development of diagnostic tests for asyn- 
chronous circuits is the necessity for simulating the faulty machine [6]. A 
considerable part of the simulation time is taken up with tracking of race 
conditions and u.nstable conditions (i.e., signal flow analysis) in the 
various possible faulty machines to determine if a proposed test will al- 
ways lead to an incorrect signal at an observable point. The generation of 
tests for comparably sized combinational circuits is much easier due to 
the absence of feedback. Thus, an obvious, frequently suggested idea 
for dealing with sequential circuits is to introduce additional circuitry so 
as to open (logically) all feedback loops during testing, thus reducing the 
test generation problem to the combinational case. However, if a circuit 
is designed as a multiple rank (or double rank) circuit this additional 
logic is unnecessary since such circuits operate in an effectively combina- 
tional manner as far as test generation is concerned. 
One desirable feature of fault analysis in combinational circuits is that 
it is possible to determine what set of faults are detected by a given test 
without simulating every faulty circuit for these tests. This can be done 
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by determining what paths and partial paths in the circuit are sensitized 
[1] by the given test input. This cannot be done so easily for an asyn- 
chronous equential circuit, because the propagation of a fault to a state 
variable is not sufficient to detect he fault since the failure condition may 
eventually be masked out by some other signal or by the failure feeding 
back on itself. A multiple rank circuit design of a sequential function 
eliminates the possibility of a failure condition at a state variable feeding 
around a loop and eventually destroying the failure condition. This 
enables us to determine the set of faults detected by a given test in much 
the same manner that can be done for a combinational circuit and hence 
greatly simplifies the problem of generating tests if an analysis procedure 
is used. Similarly, if a simulation procedure is used, the necessity for the 
extensive signal flow simulation is eliminated, thus again resulting in a 
great saving in simulation time. A multiple rank circuit contains no feed- 
back loops, as defined below, except within the SR flip-flops which are 
used as memory elements. A closed loop is a feedba& loop ff the system 
variables may simultaneously have such values that a signal may flow 
entirely around the loop. If the system variables never have values which 
permit the signal to flow entirely around the closed loop, then it is called 
a pseudo-loop. For example in Fig. 5, if/1 and/2 are different input com- 
binations which can never be one simultaneously, then the loop is a 
pseudo-loop. Restricting the set of faults to be considered to a single gate 
input or output stuck-at-one (s-a-l) or stuck-at-zero (s-a-0), we see that 
the only single faults that cause a signal to flow entirely around the loop 
are wires a or b s-a-1 and/1 = 1 or wires c or d s-a-1 and/2 = 1. Without 
loss of generality, assume that a is s-a-1 and/1 = 1 and the failure causes 
the flip-flop y~ to be set. This failure can be erased only by resetting the 
flip-flop. When/1 = 1,/2 = 0 and b = 0, by our single-fault assumption 
yl cannot be reset and the failure is "locked in". Thus we see that every 
loop of our circuit is as shown in Fig. 5 and no failure at a state variable 
caused by a single fault can feed back on itself and erase the failure con- 
dition. However, i f /1 or I2 can become stuck at one, it is possible for the 
failure condition to feed back around the closed loop and erase itself. 
This difficulty can be resolved by making/1 and/2 observable. 
Multiple rank circuits also possess the property of "locking in" the 
failure as described above. Here again, it is necessary to ensure that no 
two inputs are one simultaneously by monitoring them. If we consider 
the p-th rank state variables as defining a submachine M~, p = 1, . . . ,  k, 
the following procedure determines the fault s that are detected by a given 
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!2 
~ COMBINA-~S~~ TIONAL ! I ~ ~ ~ l(~l-~ l 
Fie. 5 
FIe. 6 
test (S, Ij), where S is the state of the machine when input f~ is app]ied: 
(1) From the state assignment determine NMp(S, Ij) (the next 
state of submachine M~ for the correctly operating machines with pres- 
ent input Ij and present state of the Mj submachine S) for all p ~ j. 
(2) Use these next state values and state S of submachine M~. as 
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pseudo inputs and apply the path sensitizing technique to the combina- 
tional part of the circuit to determine what faults will propagate to flip- 
flops, and hence be detected, for this test. 
It  should be noted that the flip-flop, or set of flip-flops, at which a 
failure is observed g.~ves a fairly accurate idea as to where the fault is 
located. 
If the present input is Is and the (previously undetected) failure is de- 
tected at a variable in submachine Mj then the fault is in submachine 
Mj and if the failure is detected at a variable in submachine Mk but not 
at any variable in Mi then the fault is in Mk. The following example 
illustrates the derivation of fault detection tests. 
EXAMPLE. 
M 
(~) 2 
5 ® 
1 ® 
5 3 
® 3 
S~ = Ilyl R~ = 1101 + I~yz 
S~ = /1yl RuB = I1~1 
Ia y* 
4 0 
® 1 
- -  0 
® 1 
2 1 
q- I~ ; R~ = I~y2 
+ L,j3 ; 
+/2;  
Y= Ya 
0 0 
0 1 
1 
1 0 
1 1 
The test yl = 0,/1 = 1 takes the correctly functioning machine to state 
yl = y2 -- ys = 0. Thus, by path sensitizing we can determine that the 
following faults are detected by this test. 
In M1,  a, b, c or d s-a-1. 
In / /2 ,  e, f, g, h or i s-a-l; j, k, l, m, n s-a-0 if y2 was previously reset. 
In M3, p, q, r, ss-a-1; t, u, vs-a-0 if ys was previously reset. 
The above set of faults detected by the given test is obtained under the 
assumptions that both outputs of each state variable flip-flop was ob- 
servable and that both outputs of a flip-flop become zero when its inputs 
are one simultaneously (as in the case of flip-flops formed by a pair of 
cross-connected NAND-gates). Tests for specific faults are obtained as 
in the case of combinational logic by merely propagating the effect of the 
fault to the nearest flip-flop. For example, the set of tests for detecting 
the fault b s-a-0 is I2~72 with yl initially reset. 
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Summation 
In  this paper we have considered various generalizations of the double 
rank circuits proposed by Ware and Hall. Although more complex 
logically, these circuits may be simpler to design than more conventional 
realizations and, as we have shown, it may be simpler to derive diagztostic 
test sequences for these circuits. 
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